Silicon Labs /Series1 /EFM32GG11B /EFM32GG11B420F2048GL120 /SDIO /CAPAB2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CAPAB2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SDR50SUP)SDR50SUP 0 (SDR104SUP)SDR104SUP 0 (DDR50SUP)DDR50SUP 0 (DRVTYPASUP)DRVTYPASUP 0 (DRVTYPCSUP)DRVTYPCSUP 0 (DRVTYPDSUP)DRVTYPDSUP 0TIMCNTRETUN 0 (USETUNSDR50)USETUNSDR50 0RETUNEMODES 0CLOCKKMUL0 (SPIMODE)SPIMODE 0 (SPIBLOCKMODE)SPIBLOCKMODE

Description

Capabilities Register to Hold Bits 63~32

Fields

SDR50SUP

SDR50 Support

SDR104SUP

SDR104 Support

DDR50SUP

DDR50 Support

DRVTYPASUP

Driver Type a Support

DRVTYPCSUP

Driver Type C Support

DRVTYPDSUP

Driver Type D Support

TIMCNTRETUN

Timer Count for Re-Tuning

USETUNSDR50

Use Tuning for SDR50

RETUNEMODES

Re-tuning Modes

CLOCKKMUL

Clock Multiplier

SPIMODE

SPI Mode Support

SPIBLOCKMODE

SPI Block Mode Support

Links

() ()